medium10 pts · first answer countsi2chardware-debugging
Slave holds SCL low
On a logic analyser, an I2C slave holds SCL low for 2 ms after the master sends a command, then the transfer continues. What is happening?
Discussion 0
Join free to post in the discussion.
Related questions
- Why I2C needs pull-upsEmbedded Systems Engineer
- Choosing scope or logic analyserEmbedded Systems Engineer
- I2C device not respondingEmbedded Systems Engineer
- Battery dies too fastEmbedded Systems Engineer
- I2C bus stuck after resetEmbedded Systems Engineer
- Sleep current 60 times too highEmbedded Systems Engineer